











TPS62242-Q1

SLVSB38C - MARCH 2011 - REVISED AUGUST 2016

TPS62242-Q1 2.25-MHz 300-mA Buck Converter in DDC (SOT) Package

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 2
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C4B
- High Efficiency Up to 94%
- Output Current Up to 300 mA
- V_{IN} Range From 2 V to 6 V
- 2.25-MHz Fixed-Frequency Operation
- Power-Save Mode at Light Load Currents
- Output Voltage Accuracy in PWM Mode ±1.5%
- 1.2-V Fixed Output Voltage
- 15-μA Typical Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- Available in a SOT (5) 2.90-mm x 1.60-mm Package
- Allows < 1-mm Solution Height

Applications

- **Automotive Applications**
- **Automotive Body Electronics**
 - Body Control Module and Gateway
- Advanced Driver Assistance Systems (ADAS)
 - Front Camera, Surround View, and Park Assist
- Infotainment and Clusters

3 Description

The TPS62242-Q1 device is a highly efficient buck converter optimized for battery-powered portable applications. The device provides up to 300-mA output current from a single Li-Ion cell and is ideal for battery-powered portable applications, automotive applications, and other equipment like Advanced Driver Assistance Systems (ADAS).

With an input voltage range of 2 V to 6 V, the device supports applications powered by Li-Ion batteries with extended voltage range, two- and three-cell alkaline.

The TPS62242-Q1 operates at 2.25-MHz fixedswitching frequency and enters the power-save mode of operation at light load currents to maintain high efficiency over the entire load current range.

The power-save mode is optimized for low outputvoltage ripple. In shutdown mode, the current consumption is reduced to less than 1 µA. With 2.25-MHz fixed frequency and a 1.2-V fixed output voltage, the TPS62242-Q1 device allows the use of small inductors and capacitors to achieve a small solution size.


The TPS62242-Q1 operates over a temperature range of -40°C to 115°C. The device is available in a 5-pin SOT 2.90-mm × 1.60-mm package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS62242-Q1	SOT (5)	2.90 mm × 1.60 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic



Efficiency vs Output Current






Table of Contents

1	Features 1		8.4 Device Functional Modes	. 10
2	Applications 1	9	Application and Implementation	12
3	Description 1		9.1 Application Information	. 12
4	Revision History2		9.2 Typical Application	. 12
5	Pin Configuration and Functions 4	10	Power Supply Recommendations	16
6	Specifications5	11	Layout	17
-	6.1 Absolute Maximum Ratings 5		11.1 Layout Guidelines	. 17
	6.2 ESD Ratings 5		11.2 Layout Example	. 17
	6.3 Recommended Operating Conditions	12	Device and Documentation Support	18
	6.4 Thermal Information5		12.1 Third-Party Products Disclaimer	. 18
	6.5 Electrical Characteristics		12.2 Receiving Notification of Documentation Updates	18
	6.6 Typical Characteristics		12.3 Community Resources	. 18
7	Parameter Measurement Information 8		12.4 Trademarks	. 18
8	Detailed Description 8		12.5 Electrostatic Discharge Caution	. 18
•	8.1 Overview		12.6 Glossary	. 18
	8.2 Functional Block Diagram9	13	Mechanical, Packaging, and Orderable Information	18
	8.3 Feature Description			, ,

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (March 2013) to Revision C

Page

•	Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Deleted Ordering Information table; see POA at the end of the data sheet
•	Changed document title and description from "Step-Down" to "Buck Converter"
•	Changed from "Greater Than" to "Up to"
•	Changed Features and Applications bullets editorially
•	Changed description to automotive applications
•	Deleted duplicated information
•	Added 2.25-MHz fixed frequency and a 1.2-V fixed output voltage
•	Added PWM mode description
•	Added Free-air temperature range and reworded device package description.
•	Changed figure for $V_0 = 1.2 \text{ V}$ curves
•	Updated pinout image to new format
•	Deleted table note 3 about human body model and machine model
•	Deleted table row for adjustable voltage
•	Added table rows for inductance and output capacitance
•	Added PWM Mode
•	Deleted Dissipation Ratings section
•	Deleted in fixed output voltage versions from table note
•	Moved Figures 2, 6 through 9, and 11 through 13 to Application Curves
•	Changed Figures 6 through 9 and 11 through 13 for 1.2 V
•	Deleted Figures 1, 3 through 5, 10, 14, and 15
•	Deleted Mode transition row from table and corresponding figures 14 and 15
•	Moved Soft Start, Power Save Mode, and Short-Circuit Protection sections to Device Functional Modes section

Submit Documentation Feedback


Copyright © 2011–2016, Texas Instruments Incorporated



1 ge" 1
-
<mark>1</mark>
5
6
6
6
6
6
าร 6
6
9
11
 r



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION		
NAME	NO.	1,0	DESCRIPTION		
EN	3	I	This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated.		
FB	4	I	Feedback Pin for the internal regulation loop. Connect the external resistor divider to this pin. In case of fixed output voltage option, connect this pin directly to the output capacitor.		
GND	2	PWR	GND supply pin.		
SW	5	0	This is the switch pin and is connected to the internal MOSFET switches. Connect the inductor to this terminal.		
V _{IN}	1	PWR	V _{IN} power supply pin.		

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{I}	Input voltage ⁽²⁾	-0.3	7	V
	Voltage at EN	-0.3	V _{IN} + 0.3, ≤7	V
	Voltage on SW	-0.3	7	V
	Peak output current	Interna	lly limited	Α
T_{J}	Maximum operating junction temperature	-40	150	ů
T _{stg}	Storage temperature	-65	150	ů

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
,, E	Electrostatic	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	
V _(ESD)	discharge	Charged-device model (CDM), per AEC Q100-011	±750	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{I}	Supply voltage, VIN	2	6	V
L	Inductance	1.5	4.7	μH
C_OUT	Output capacitance	4.7	10	μF
T_A	Operating ambient temperature	-40	115	°C
T_J	Operating junction temperature	-40	125	°C

6.4 Thermal Information

		TPS62242-Q1	
	THERMAL METRIC ⁽¹⁾	DDC (SOT)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	193.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	40.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	35	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	34.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ All voltage values are with respect to network ground terminal.



6.5 Electrical Characteristics

Over full operating ambient temperature range, typical values are at T_A = 25°C. Unless otherwise noted, specifications apply for condition V_{IN} = EN = 3.6 V. External components C_{IN} = 4.7 μ F 0603, C_{OUT} = 10 μ F 0603, L = 2.2 μ H, refer to parameter measurement information.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
V _{IN}	Input voltage range		2		6	V
	1 5 5	2.3 V ≤ V _{IN} ≤ 6 V			300	
I _{OUT}	Output current	2 V ≤ V _{IN} ≤ 2.3 V			150	mA
		I _{OUT} = 0 mA. Pulse frequency modulation (PFM) mode enabled, device not switching		15		
l _Q	Operating quiescent current	I_{OUT} = 0 mA. PFM mode enabled, device switching, V_{OUT} = 1.2 V $^{(1)}$		18.5		μА
		I_{OUT} = 0 mA, switching with no load, PWM operation, V_{OUT} = 1.2 V, V_{IN} = 3 V		3.8		mA
	Shutdown current	EN = GND, T _A = 25°C		0.1	1	μΑ
I _{SD}	EN = GND, $T_A = -40$ °C to 115°C				5	μΑ
111/1/0	I lo dominito no lo planit thungh old	Falling		1.85		
UVLO	Undervoltage lockout threshold	Rising		1.95		V
ENABLE,	MODE				'	
V _{IH}	High-level input voltage, EN	2 V ≤ V _{IN} ≤ 6 V	1		V_{IN}	V
		2 V ≤ V _{IN} ≤ 6 V, T _A = 25°C	0		0.4	V
V_{IL}	Low-level input voltage, EN	$2 \text{ V} \le \text{V}_{\text{IN}} \le 6 \text{ V}$, $\text{T}_{\text{A}} = -40^{\circ}\text{C}$ to 115°C			0.35	V
I _{IN}	Input bias current, EN	EN, MODE = GND or V _{IN}		0.01	1	μА
POWER S	WITCH	11				
_	High-side MOSFET ON-resistance			240	480	
R _{DS(on)}	Low-side MOSFET ON-resistance	$V_{IN} = V_{GS} = 3.6 \text{ V}, T_A = 25^{\circ}\text{C}$		180	380	mΩ
	Forward current limit MOSFET high- side and low-side	$V_{IN} = V_{GS} = 3.6 \text{ V}, T_{A} = 25^{\circ}\text{C}$	0.56	0.7	0.84	
I _{LIMF}		$V_{IN} = V_{GS} = 3.6 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } 115^{\circ}\text{C}$	0.54		0.95	Α
TSD	Thermal shutdown	Increasing junction temperature	135	150	165	°C
	Thermal shutdown hysteresis	Decreasing junction temperature	12	14	16	°C
OSCILLAT	·	,	<u> </u>			
$f_{\sf SW}$	Oscillator frequency	2 V ≤ V _{IN} ≤ 6 V	2	2.25	2.5	MHz
OUTPUT						
V _{OUT}	Output voltage			1.2		V
V _{REF}	Reference voltage	T _A = 25°C	594	600	606	mV
	Ç	PWM operation, 2 V \leq V _{IN} \leq 6 V, in fixed output voltage versions V _{FB} = V _{OUT} , See ⁽²⁾ , T _A = 25°C	-1.5%	0%	1.5%	
V_{FB}	Feedback voltage	PWM operation, 2 V \leq V _{IN} \leq 6 V, in fixed output voltage versions V _{FB} = V _{OUT} , See $^{(2)}$,T _A = -40° C to 115°C	-1.5%		2.5%	
	Feedback voltage PFM mode	Device in PFM mode		0%		
	Load regulation	PWM mode		-0.5		%/A
t _{Start up}	Start-up time	Time from active EN to reach 95% of V _{OUT} nominal		500		μS
t _{Ramp}	V _{OUT} ramp UP time	Time to ramp from 5% to 95% of V _{OUT}		250		μS
		$V_{IN} = 3.6 \text{ V}, V_{IN} = V_{OUT} = V_{SW}, \text{ EN} = \text{GND},^{(3)}, T_A = 25^{\circ}\text{C}$		0.1	1	
I _{lkg}	Leakage current into SW pin	$V_{IN} = 3.6 \text{ V}, V_{IN} = V_{OUT} = V_{SW}, \text{ EN = GND, } ^{(3)}, T_A = -40^{\circ}\text{C to } 115^{\circ}\text{C}$			10	μА

⁽¹⁾ See the parameter measurement information.

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated

⁽²⁾ For $V_{IN} = V_{O} + 0.6$

⁽³⁾ The internal resistor divider network is disconnected from FB pin.



6.6 Typical Characteristics

Table 1. Table of Graphs

		FIGURE
Shutdown Current into VIN	vs Input Voltage, $(T_A = 85^{\circ}C, T_A = 25^{\circ}C, T_A = -40^{\circ}C)$	Figure 1
Quiescent Current	vs Input Voltage, $(T_A = 85^{\circ}C, T_A = 25^{\circ}C, T_A = -40^{\circ}C)$	Figure 2
Static Prain Source On State Resistance	vo lanut Voltago (T. 95°C T. 35°C T. 40°C)	Figure 3
Static Drain-Source On-State Resistance	vs Input Voltage, ($T_A = 85^{\circ}C$, $T_A = 25^{\circ}C$, $T_A = -40^{\circ}C$)	Figure 4




Figure 1. Shutdown Current Into VIN vs Input Voltage




Figure 3. Static Drain-Source On-State Resistance vs Input Voltage




Figure 2. Quiescent Current vs Input Voltage





Figure 4. Static Drain-Source On-State Resistance vs Input Voltage

7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

Figure 5. Typical Application Parameters

8 Detailed Description

8.1 Overview


The TPS62242-Q1 step-down converter typically operates with 2.25-MHz fixed-frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the converter can automatically enter power save mode and then operates in PFM mode.

During PWM operation, the converter uses a unique fast-response voltage-mode control scheme with input voltage feed-forward to achieve good line and load regulation, allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the high-side MOSFET switch is turned on. The current then flows from the input capacitor through the high-side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch if the current limit of the high-side MOSFET switch is exceeded. After a dead time preventing shoot-through current, the low-side MOSFET rectifier is turned on and the inductor current ramps down. The current then flows from the inductor to the output capacitor and to the load. It returns back to the inductor through the low-side MOSFET rectifier.

The next cycle is initiated by the clock signal again turning off the low-side MOSFET rectifier and turning on the high-side MOSFET switch.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables the output stage of the converter. The undervoltage lockout threshold is typically 1.85 V with falling V_{IN}.

8.3.2 **Enable**

The device is enabled by setting the EN pin to high. During the start-up time (t_{Start up}), the internal circuits are settled and the soft-start circuit is activated. The EN input can be used to control power sequencing in a system with various DC-DC converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and sequence supply rails. With EN pin = GND, the device enters shutdown mode in which all circuits are disabled. In fixed-output voltage versions, the internal resistor divider network is then disconnected from FB pin.

8.3.3 Thermal Shutdown

As soon as the junction temperature, T_J, exceeds 150°C (typical) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.

Copyright © 2011-2016, Texas Instruments Incorporated

8.4 Device Functional Modes

8.4.1 Soft Start

The TPS62242-Q1 device has an internal soft-start circuit that controls the ramp up of the output voltage. The output voltage ramps up from 5% to 95% of its nominal value within typical 250 μs. This limits the inrush current in the converter during ramp up and prevents possible input voltage drops when using a battery or high impedance power source. The soft-start circuit is enabled within the start-up time, t_{Start-up}.

8.4.2 Power Save Mode

The power save mode is enabled. If the load current decreases, the converter enters power save mode operation automatically. During power save mode, the converter skips switching and operates with reduced frequency in PFM mode with a minimum-quiescent current to maintain high efficiency.

The transition from PWM mode to PFM mode occurs once the inductor current in the low-side MOSFET switch becomes zero, which indicates discontinuous conduction mode.

During the power save mode, a PFM comparator monitors the output voltage. As the output voltage falls below the PFM comparator threshold of V_{OUT} nominal, the device starts a PFM current pulse. The high-side MOSFET switch turns on, and the inductor current ramps up. After the on-time expires, the switch turns off and the low-side MOSFET switch turns on until the inductor current becomes zero.

The converter effectively delivers a current to the output capacitor and the load. If the load is below the delivered current, the output voltage rises. If the output voltage is equal to or greater than the PFM comparator threshold, the device stops switching and enters a sleep mode with typical 15-µA current consumption.

If the output voltage is still below the PFM comparator threshold, a sequence of further PFM current pulses are generated until the PFM comparator threshold is reached. The converter starts switching again once the output voltage drops below the PFM comparator threshold.

With a fast single-threshold comparator, the output-voltage ripple during PFM mode operation can be kept to a minimum. The PFM pulse is time controlled, allowing the user to modify the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output voltage ripple and PFM frequency both depend on the size of the output capacitor and the inductor value. Increasing output capacitor values and inductor values minimize the output ripple. The PFM frequency decreases with smaller inductor values and increases with larger values.

If the output current cannot be supported in PFM mode, the device exits PFM mode and enters PWM mode.




Figure 6. Power Save Mode

8.4.2.1 100% Duty Cycle Low Dropout Operation

The device starts to enter 100% duty-cycle mode once the input voltage comes close to the nominal output voltage. To maintain the output voltage, the high-side MOSFET switch is turned on 100% for one or more cycles.

With further decreasing V_{IN} the high-side MOSFET switch is turned on completely. In this case, the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the entire battery voltage range.



Device Functional Modes (continued)

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

 $V_{IN}min = V_{O}max + I_{O}max (R_{DS(on)}max + R_{L})$

where

- I_Omax = maximum output current plus inductor ripple current
- R_{DS(on)}max = maximum P-channel switch R_{DS(on)}
- R_I = DC resistance of the inductor
- V_Omax = nominal output voltage plus maximum output voltage tolerance

(1)

8.4.3 Short-Circuit Protection

The high-side and low-side MOSFET switches are short-circuit protected with maximum switch current equal to I_{LIMF} . The current in the switches is monitored by current limit comparators. Once the current in the high-side MOSFET switch exceeds the threshold of its current limit comparator, it turns off and the low-side MOSFET switch is activated to ramp down the current in the inductor and high-side MOSFET switch. The high-side MOSFET switch can only turn on again once the current in the low-side MOSFET switch has decreased below the threshold of its current limit comparator.



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS62242-Q1 device is a high-efficiency synchronous step-down DC-DC converter featuring power save mode.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 7. Fixed 1.2 V

9.2.1 Design Requirements

The device operates over an input voltage range from 2 V to 6 V.

9.2.2 Detailed Design Procedure

Table 2 shows the list of components for the *Application Curves*. Users must verify and validate these components for suitability with their application before using the components.

Table 2. List of Components

VALUE	COMPONENT REFERENCE	PART NUMBER	MANUFACTURER
4.7 μF, 6.3 V. X5R Ceramic	C _{IN}	GRM188R60J475K	Murata
10 μF, 6.3 V. X5R Ceramic	C _{OUT}	GRM188R60J106M	Murata
22 pF, COG Ceramic	C ₁		Murata
2.2 μH, 110 mΩ	L ₁	LPS3015	Coilcraft

9.2.2.1 Output Filter Design (Inductor and Output Capacitor)

The TPS62242-Q1 device is designed to operate with inductors in the range of 1.5 μ H to 4.7 μ H and with output capacitors in the range of 4.7 μ F to 22 μ F. The device is optimized for operation with a 2.2- μ H inductor and 10- μ F output capacitor.

Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. For stable operation, the L and C values of the output filter may not fall below 1- μ H effective Inductance and 3.5- μ F effective capacitance. Selecting larger capacitors is less critical, because the corner frequency of the L-C filter moves to lower frequencies with fewer stability problems.



9.2.2.1.1 Inductor Selection

The inductor value has a direct effect on the ripple current. The selected inductor must be rated for its DC resistance and saturation current (Table 3). The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_L or V_C .

The inductor selection also has an impact on the output voltage ripple in the PFM mode. Higher inductor values lead to lower-output voltage ripple and higher PFM frequency, and lower inductor values lead to a higher-output voltage ripple with lower PFM frequency.

Equation 2 calculates the maximum inductor current in PWM mode under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 3. This is the recommendation because during heavy-load transients the inductor current rises above the calculated value.

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f}$$

$$I_{Lmax} = I_{OUTmax} + \frac{\Delta I_{L}}{2}$$
(2)

where

- f =Switching frequency (2.25-MHz typical)
- L = Inductor value
- ΔI_L = Peak-to-Peak inductor ripple current

A more conservative approach is to select the inductor current rating just for the maximum switch current limit $I_{\text{I-IMF}}$ of the converter.

Accepting larger values of ripple current allows the use of low inductance values, but results in higher output voltage ripple, greater core losses, and lower output current capability.

The total losses of the coil strongly impact the efficiency of the DC-DC conversion and consist of both the losses in the DC resistance $(R_{(DC)})$ and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

Table 3. List of Inductors

INDUCTANCE (μH)	DIMENSIONS (mm)	PART NUMBER	MANUFACTURER
2	2.5 × 2 × 1	MIPS2520D2R2	FDK
2	2.5 × 2 × 1.2	MIPSA2520D2R2	FDK
2.2	2.5 × 2 × 1	KSLI-252010AG2R2	Hitachi Metals
2.2	2.5 × 2 × 1.2	LQM2HPN2R2MJ0L	Murata
2.2	3 × 3 × 1.4	LPS3015	Coilcraft

9.2.2.1.2 Output Capacitor Selection

The advanced fast-response voltage-mode control scheme of the TPS62242-Q1 device allows the use of tiny ceramic capacitors. Ceramic capacitors with low-ESR values have the lowest-output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At nominal load current, the device operates in PWM mode and the RMS ripple current is calculated as in Equation 4:

$$I_{RMSC_{OUT}} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(4)

Copyright © 2011–2016, Texas Instruments Incorporated



At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor as in Equation 5:

$$\Delta V_{OUT} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \left(\frac{1}{8 \times C_{OUT} \times f} + ESR\right)$$
(5)

At light load currents, the converter operates in power save mode and the output voltage ripple depends on the output capacitor and inductor value. Larger output capacitor and inductor values minimize the voltage ripple in PFM mode and tighten DC output accuracy in PFM mode.

9.2.2.1.3 Input Capacitor Selection

The buck converter has a natural pulsating input current; therefore, a low-ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high-input voltage spikes. For most applications, a 4.7- μ F to 10- μ F ceramic capacitor is recommended (Table 4). Because ceramic capacitors lose up to 80% of their initial capacitance at 5 V, TI recommends using a 10- μ F input capacitor for input voltages greater than 4.5 V. The input capacitor can be increased without any limit for better input voltage filtering.


Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input, and the power is being supplied through long wires, such as from a wall adapter, a load step at the output, or V_{IN} step on the input, can induce ringing at the VIN pin. The ringing can couple to the output and be mistaken as loop instability, or could even damage the part by exceeding the maximum ratings.

Table 4. List of Capacitors


CAPACITANCE (μF)	DIMENSIONS (mm)	PART NUMBER	MANUFACTURER		
4.7	0603: 1.6 × 0.8 × 0.8	GRM188R60J475K	Murata		
10	0603: 1.6 × 0.8 × 0.8	GRM188R60J106M69D	Murata		



9.2.3 Application Curves







10 Power Supply Recommendations

The TPS62242-Q1 device has no special requirements for its input power supply. The input power supply output current must be rated according to the supply voltage, output voltage, and output current of the TPS62242-Q1.



11 Layout

11.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. To get the specified performance, the board layout must be carefully done. If not carefully done, the regulator could show poor line or load regulation, and additional stability issues as well as EMI problems. Figure 16 shows an example of layout design with the TLV62242-Q1 device.

- Providing a low-inductance, low-impedance ground path is critical. Therefore, use wide and short traces for the main current paths. The input capacitor as well as the inductor and output capacitor must be placed as close as possible to the IC pins.
- The FB line must be connected directly to the output capacitor and the FB line must be routed away from noisy components and traces (for example, the SW line).
- Because of the small package of this converter and the overall small solution size, the thermal performance of the PCB layout is important. For good thermal performance, PCB design of at least four layers is recommended.

11.2 Layout Example




Figure 16. Suggested Layout for Fixed Output Voltage



12 Device and Documentation Support

12.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

28-Feb-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62242QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 115	SAW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

28-Feb-2017

OTHER QUALIFIED VERSIONS OF TPS62242-Q1:

www.ti.com

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Mar-2017

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62242QDDCRQ1	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 3-Mar-2017



*All dimensions are nominal

Device	Device Package Type		Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPS62242QDDCRQ1	SOT-23-THIN	DDC	5	3000	203.0	203.0	35.0	

DDC (R-PDSO-G5)

PLASTIC SMALL-OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AB (5 pin).



DDC (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.